

DESCRIPTION

OSD INSERT CIRCUIT

5

TECHNICAL FIELD

The present invention relates to an On-Screen-Display (OSD) insert circuit for inserting an additional image, such as a teletext or a menu, into a video signal and for displaying the image for user's adjustment.

10

BACKGROUND ART

Display apparatuses, such as television sets or monitors, may include On-Screen-Display (OSD) insert circuits for displaying an additional image, such as a state of the apparatuses, a screen for user's adjustment, or a teletext. The OSD insert circuits insert an additional image signal, such as the teletext or the menu, into a video signal displayed on the display apparatuses for user's adjustment. A conventional OSD insert circuit for inserting an analog additional image signal into an analog video signal is disclosed in Japanese Patent Laid-Open Publication No.5-344438.

In the conventional OSD insert circuit, both of the video signal and the additional image signal are analog signals. The conventional OSD insert circuit can not handle a digital video signal. Thus, in a digitally-controlled display apparatus, such as a liquid crystal television set necessarily converts the digital video signal into an analog video signal, which is originally unnecessary for the digital video signal, inserts the additional image signal into the converted analog video signal, and converts it into a digital signal in order to insert the additional image signal. These operations raise a cost and provide performance degradation.

SUMMARY OF THE INVENTION

An On-Screen-Display (OSD) insert circuit includes an OSD signal generator for generating a switching signal and an analog additional image signal based on a first clock signal, an analog-to-digital converter for converting the generated additional image signal into a digital additional image signal based on a second clock signal as a sampling clock signal, a switching circuit for switching between a digital video signal and the digital additional image signal based on the switching signal, and a control-signal generator operable to generate the second clock signal. The digital video signal has a horizontal synchronizing signal. The control-signal generator is operable to reset the first clock signal with a signal having a predetermined phase difference including zero with reference to the horizontal synchronizing signal, and to generate the second clock signal so that a phase of the second clock signal is adjusted with respect to the horizontal synchronizing signal.

This OSD insert circuit can insert the analog additional image signal into the digital video signal without converting the digital video signal into an analog signal.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of an On-Screen-Display (OSD) insert circuit in accordance with Exemplary Embodiment 1 of the present invention.

Figs. 2 to 5 are timing charts showing an operation of an OSD signal generator and an A/D converter of the OSD insert circuit in accordance with Embodiment 1.

Fig. 6 is a timing chart showing an operation of a

time-division-multiplexing circuit of the OSD insert circuit in accordance with Embodiment 1.

Fig. 7 is a timing chart showing an operation of a decoder of the OSD insert circuit in accordance with Embodiment 1.

5 Fig. 8 is a block diagram of an OSD insert circuit in accordance with Exemplary Embodiment 2 of the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Exemplary Embodiment 1

10 Fig. 1 is a block diagram of an On-Screen-Display (OSD) insert circuit in accordance with Exemplary Embodiment 1 of the present invention. Based on a reference clock signal having a predetermined frequency, OSD signal generator 1 outputs switching signal Ysod and analog additional image signals Rosd, Gosd, and Bosd indicating a state of an apparatus of
 15 analog three colors of RGB, a screen for user's adjustment, and teletext. Analog-to-digital (A/D) converter 2 converts the analog additional image signal output from OSD signal generator 1 into a digital additional image signal. Time-division-multiplexing circuit 3 time-multiplexes the additional image signal output from A/D converter 2. Decoder 4 decodes a signal
 20 output from time-division-multiplexing circuit 3 and outputs signals Rdec, Gdec, and Bdec. Switching circuit 5 switches between signals Rdec, Gdec, and Bdec output from decoder 4 and input digital video signals Rin, Gin, and Bin by using switching signal Ysdec output from decoder 4. Control-signal generator 6 generates signals H1 and H2 for controlling OSD signal
 25 generator 1 and time-division-multiplexing circuit 3 based on clock signal CLKin and a horizontal synchronizing signal Hsync of the input digital video signals. According to Embodiment 1, the input digital video signals are

standard component television signals of a digital standard, and the frequency of clock signal CLK_{in} is 13.5MHz.

Figs. 2 to 5 are timing charts showing an operation of OSD signal generator 1 and A/D converter 2 of the OSD insert circuit in accordance with Embodiment 1. Internal reference clock signal OCLK of OSD signal generator 1 is not generally supplied from outside, but is generated by a built-in Phase-Locked-Loop (PLL), thus not being synchronized with clock signal CLK_{in} of the digital video signal. Control-signal generator 6 generates signal H1 having a frequency identical to that of horizontal synchronizing signal Hsync of the input video signal and having predetermined phase difference 110 including zero with reference to signal Hsync, and supplies the signal H1 to OSD signal generator 1. OSD signal generator 1 resets reference clock signal OCLK with signal H1. According to Embodiment 1, the frequency of reference clock signal OCLK is determined to be 13.5MHz which is identical to that of clock signal CLK_{in} of the digital video signal. Control-signal generator 6 generates signal H2, a reference of the time-division-multiplexing, from horizontal synchronizing signal Hsync, and multiplies the frequency of clock signal CLK_{in} of the input digital video signal by four, thereby generating control clock signal CLK_{mul} having a frequency of 54MHz. Control-signal generator 6 supplies signal H2 and control clock signal CLK_{mul} to time-division-multiplexing circuit 3. Time-division-multiplexing circuit 3 supplies clock signal CLK_{ad} of 13.5MHz produced by frequency-dividing control clock signal CLK_{mul} by four, to A/D converter 2 as a sampling clock signal. The time at which A/D converter 1 captures an output of OSD signal generator 1 is determined by a phase of signal H1. The phase of signal H1 can be adjusted by a period of clock signal CLK_{mul}. Figs. 2 to 5 are timing charts showing the timing of the

output of OSD signal generator 1 and a signal of A/D converter 2. The phase of signal H1 for resetting reference clock signal OCLK of OSD signal generator 1 is adjusted by 1/4 of the period of reference clock signal OCLK of OSD signal generator 1 (i.e., the period of clock signal CLKmul). The phase of signal H1 can be adjusted by the period of clock signal CLKmul, as shown in Fig. 4. In this case that rising edge 105 of signal H1 matches rising edge 103 out of four rising edges 101 to 104 of clock signal CLKmul, a time point when the output of OSD signal generator 1 changes matches substantially a time point when the signal input to A/D converter 2 is captured at the sampling clock signal. At this moment, a jitter of the signal output from OSD signal generator 1 may cause a timing error most if rising edge 103 out of four rising edges 101 to 104 of signal CLKmul matching signal H1 when A/D converter 2 captures the signal output from OSD signal generator 1. To prevent this error, rising edge 105 of signal H1 matches rising edge 103 of signal CLKmul, as shown in Fig. 2, to allow the phase of signal H1 to be set to a time point hardly producing the timing error, namely, the middle point of the time points when the output of OSD signal generator 1 changes. This setting increases a tolerable of the jitter for A/D converter 2, so that the signal can be captured without generating the timing error. The signal output from A/D converter 2 is time-multiplexed by time-division-multiplexing circuit 3 based on signal H2 generated by control-signal generator 6. As shown in Fig. 6, time-division-multiplexing circuit 3 time-multiplexes the signals Rad, Gad, Bad, and Ysad output from A/D converter 2 based on selection pulse Ron, Gon, Bon, and Yson generated based on signal H2 synchronized with horizontal synchronizing signal Hsync. Signal MO output from time-division-multiplexing circuit 3 is decoded by decoder 4, as shown in Fig. 7, and is adjusted in its phase. Then, decoder 4

outputs digital additional image signals Rdec, Gdec, and Bdec and switching signal Ysdec. Switching circuit 5 inserts digital additional signals Rdec, Gdec, and Bdec into digital video signal Rin, Gin, and Bin by switching between digital additional signals Rdec, Gdec, and Bdec and digital video signals Rin, Gin, and Bin based on switching signal Ysdec. This operation inserts the additional image signals into the digital video signals without generating an unstable image caused due to the timing error.

The additional signal of OSD can be inserted digitally into the video signal, so that D/A conversion, analog insertion of OSD additional image signal, and A/D conversion, which are originally unnecessary processes for the digital video signal, are not needed in a digital control system, thus improving performance and reducing costs.

According to Embodiment 1, the input digital video signal and the signal output from OSD signal generator 1 are RGB signals, however, may be YUV signals. According to a condition of hard ware, such as the number of pins of ICs, the signal output from A/D conversion 2 may be directly inserted into switching circuit 5 without through time-division-multiplexing circuit 3 and decoder 4. Control-signal generator 6 generates clock signal CLKmul having a frequency four times higher than that of clock signal CLKin of the video signal, and supplies the signal CLKmul to time-division-multiplexing circuit 3. The frequency of clock signal CLKmul is determined depending on the number of the additional image signals.

Exemplary Embodiment 2

Fig. 8 is a block diagram of an OSD insert circuit in accordance with Exemplary Embodiment 2 of the present invention. Elements similar to those of the OSD insert circuit according to Embodiment 1 shown in Fig. 1

are denoted by the same reference numerals, and their description will be omitted. The frequency of clock signal CLK_{in} of an input digital video signal is set to 27MHz, and the frequency of internal reference clock signal OCLK of OSD signal generator 1 is set to 13.5MHz which is 1/2 of the

5 frequency of clock signal CLK_{in} of the digital video signal. Control-signal generator 6 supplies synchronizing signal H₂, a reference of time-multiplexing, synchronized with horizontal synchronizing signal H_{sync}, and control clock signal CLK_{mul} of 54MHz produced by frequency-doubling clock signal CLK_{in} of the digital video signal, to

10 time-division-multiplexing circuit 3. That is, the frequency ratio of clock signal CLK_{mul} to clock signal CLK_{in} is different from the frequency ratio of clock signal OCLK to clock signal CLK_{in}. This arrangement allows the digital additional signal output from OSD signal generator 1 to be inserted into the video signal digitally without generating a timing error even if the

15 frequency of the clock signal of the digital video signal is high. For example, if clock signal CLK_{in} of the digital video signal is 27 MHz according to Embodiment 2, the OSD insert circuit of Embodiment 1 shown in Fig. 1 requires the high frequency, 108MHz, of clock signal CLK_{mul} generated from control-signal generator 6, which is four times higher than the clock

20 signal of the video signal, thus hardly implemented. In this case, the OSD insert circuit can be implemented easily by setting the frequency of clock signal CLK_{mul} two times higher than that of the clock signal of the video signal. However, in this case, the frequency of clock signal OCLK of the additional signal of the OSD is 1/2 of that of clock signal CLK_{in} of the video

25 signal, thus providing the additional signal with a resolution of 1/2 of that of the digital video signal.

INDUSTRIAL APPLICABILITY

An OSD insert circuit according to the present invention can insert an analog additional signal of OSD digitally into a digital video signal, thus improving performance and reducing costs.